A true time delay multi-bit MEMS phase shifter topology based on impedance-matched slow-wave CPW sections on a 500llm thick quartz substrate is presented. A semi-lumped model for the unit cell is derived and used in predicting the 4-bit phase shifter performance by cascading N-sections. Experimental data for a 4.6mm long 4-bit device shows a maximum phase error of 5.5· and 511 less than -21 dB from 1-S0Gfu. This multi-bit phase shifter is used in an electronically tunable TRL calibration set It is shown via calibration comparison method that the accuracy of the tunable TRL is dose to a conventional multi-line TRL calibration. A maximum error bound of 0.14 at SOGHz is validated using a 0.3pF capacitor on CS-S substrate and a lOOn load on GaAs su bst rate.
I. INTRODUCTION
The DMTL. initially reported by Barker, et al [I] ,' usually consists of a unifonn length of high impedance c oplanar waveguide (CPW) transmission line that is loaded by periodic placement of discrete MEM capacitors. The increase in the distributed capacitance in the down-state provides a differential phase shift (M) with respect to the phase in the upstate. Analog 
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II. PHASE SHIFTER PERFORMANCE
Design and A10del for Slow-wmJe unit cell:
if Sn=-20dB is required, the figure shows that the capacitance loading ratio (in the high and low capacitance states) should be a. Figure  2 .
Equh'alent circuit model for the unit cell in the nornwl and the delay stale without parasitics.
The model for a 460llm long slow wave unit cell in the normal state is shown in Figure 2 . In the normal state (figure 2). the model consists of uniform section of 55Q transmission line (SlWfS""35/250f35j.lm) that is 210Ilm long on each side of the shunt beam. The shunt beam, which is 40llm wide and suspended 1.8-2j.lm above the center conductor provides a capacitance (Cbs) of approximately 8fF (using the parallel plate approximation). Using the per unit length value for line parameters (Capacitance""C,n, Induc tance=L",) and a spacing s=460j-lm for a 550. transmission line .. tlle effective normal state impedance (Zn) is found to be approximately 50.50 using (2) [11. The effect of bridge inductance is excluded in (2).
The total length of the CPW line that is routed through the slot is approximately 950llm. Since the signal is routed through the long slot sectio� the current bending at the junction is modeled using an inductor Lbend and the value is found via circuit optimization. The comparison of b.1jl between measured and modeled data is shown in Figure 5 . The agreement between measured and modeled data is good · with phase error less than 5.50 at 30GHz. 0 ,------------------------- Frequency (GHz) Figure 5 : of A4J between measured and modeled data for the multi bit phase shifter.
III. TUNABLE MULTI-LINE TRL
The MEMS tunable 4-bit phase shifter presented herein is used to realize four delay line calibration standardS in a multi-line It is seen from Figure 6 that the upper bound between TRL1-Tunable TRL and TRL2-Tunable TRL increases linearly with a maximum bound of 0.14 at 50GHz for TRLI-Tunable TRL calibration sets. The increase in the error bound is due to the slight increase in the insertion loss and a 2% deviation from 50n for the 4-bit phase shifter when compared to uniform CPW line. For completeness. 'the repeatability of the two Multi line TRL calibrations on the quartz substrate is also shown in the figure.
Ver!ficatiol1 50GHz. 
